Abstract-This paper presents a new gate drive circuit for driving a series string of insulated-gate bipolar transistors (IGBTs). The proposed quasi-active gate control (QAGC) circuit is simple to implement as it consists of only a few passive components in addition to a standard gate driver. No separate isolation power supply is required for the upper devices in the stack. The proposed QAGC circuit provides an effective way to drive the power devices and control static and dynamic voltage sharing to the devices at the same time. The theoretical switching operation and the oscillation stability analysis allow criteria for component selection to be established. Limitations of the QAGC circuit are also identified. The modification of the circuit to support more power devices in the series stack is discussed with the aid of the simulation results. The switching operation of the circuit is validated from the experimental results using two IGBTs connected in series. The circuit shows an excellent switching operation with well-controlled dynamic and static voltage sharing and comparable gate voltage between the coupled devices.
I. INTRODUCTION

P
OWER electronic systems are accepted as the key technology to convert and control electrical power flow from one form to another efficiently, the scale of applications ranging from a fraction of watt in some consumer products to the gigawatt scale found in utility applications. In some high-power applications, the converter power switches are in the form of multiple power semiconductor devices combined in series or parallel configuration in order to achieve higher voltage or higher current, respectively. For example, the 150-kV VSC-based HVDC transmission system presented in [1] utilizes more than 20 insulatedgate bipolar transistors (IGBTs) in one stack of the switches and connects up to ten stacks in series to achieve the rated voltage. A high-voltage Marx generator in [2] is another example where 12 IGBTs are connected in series to form a single switch with 10 kV and 300 A ratings. In some cases, using low-voltage semiconductor devices as a building block to achieve higher voltage switches is preferred over using a single high-voltage device for the better switching performance like the scalable power semiconductor switch developed in [3] . However, the process to assure that no particular device is exposed to a higher voltage than the other is difficult in practice as even a slight deviation of the gate signal delay or switching speeds can result in the unbalanced voltage distribution across the devices in series connection. Therefore, one of the key challenges for the designer is to provide voltage balancing methods for the series string to prevent the power devices from a subsequent failure due to the overvoltage and excessive losses.
Static voltage balancing under the blocking condition is usually achieved by placing a voltage divider resistor in parallel with the power device to compensate for the device leakage current. However, it is more difficult to balance the voltage during the dynamic period. There are many methods that have been introduced to ensure an equal dynamic voltage sharing. Use of a passive snubber networks, whether RC or RCD, on the power side of power devices to slow down the switching seems to be the most popular and simplest method to implement, as suggested by Finney et al. [4] . However, this method delivers the additional losses in the bulky passive devices.
The active gate control (AGC) technique is suitable for nonlatching power semiconductor devices like MOSFETs and IGBTs [5] . It requires the power device to operate in its active region and utilizes the relationship between gate and device voltages to control the device switching transient. Active voltage clamping [6] , [7] and the auxiliary circuit [8] , [9] are among the examples of a simple AGC circuit. Both methods provide additional gate charge fed back to the gate terminal to slightly turn ON the device, when a voltage overshoot occurs. This results in the device voltage being clamped at the designated level, set either by the zener diodes or capacitors. A hybrid circuit of the RCD snubber and active clamping has been demonstrated in [10] to optimize the total losses. More complicated active control methods may employ feedback control loops [5] , [11] , [12] . An active voltage control method includes feedback control loops to control both the dV /dt and overvoltage level of the power devices so that every device follows the same switching trajectory defined by a voltage reference profile [11] . Similarly, the active voltage balancing circuit in [5] involves device voltage control loops to adjust the delay time of each gate signal according to the overvoltage level of the device. Nevertheless, the major drawback of these methods is complexity and additional cost of control circuits to the gate driver.
A simple technique for the series operation of voltage-driven power devices, quasi-active gate control (QAGC), was proposed in [13] . It provides dynamic and static voltage sharing by using a simple RC balancing network and a single gate driver. This paper elaborates the procedure for parameter optimization of the proposed QAGC circuit by taking into account the switching transient and stability criteria. In addition, a modified QAGC circuit is proposed in order to support the extension of the QAGC series string to larger numbers of devices. The operation of the QAGC circuit is discussed first in Section II. Then, the circuit design criteria are established in Section III and a modified circuit is presented in Section IV. The circuit is finally validated by the experimental results which are given and discussed in Section V.
II. CONCEPT OF QAGC CIRCUIT
In Fig. 1 , the proposed QAGC circuit drives two IGBTs connected in series to perform as a single switch. Actually, the QAGC circuit is equally good for driving the series string of other voltage-driven devices such as power MOSFETs and JFETs as shown in [13] . The circuit consists of only a standard gate driver and passive devices, so it is very simple to implement. The low component count is obviously an advantage over the other active control methods considering that those methods require a separate gate drive unit for every power device during switching. The RC balancing network induces the switching operation of the upper switch and controls the dV /dt of the power devices at the same time. The zener diodes Z d1 and Z d2 are included to protect the gate from overvoltages and provide paths for device leakage currents, while Z d3 allows a level shift to prevent static conduction from the gate circuit to the drain circuit.
The proposed QAGC circuit may be put in the same category as the circuits proposed in [14] and [15] in the sense that all circuits switch the series-connected power devices ON and OFF by using the dV /dt action of the lower device to induce the switching of the device above it. Having said that, the QAGC circuit still differs from those mentioned circuits in three ways as follows:
1) the initial turn-off delay, which normally causes sequential switching in these configurations, is diminished by an interdependent mechanism between RC network (R s and C s ) and the power devices; 2) the circuit provides greater control over dV /dt and static voltage sharing and the resulted turn-off voltage transients, therefore, appear more concurrently; 3) the effects of parameter mismatch such as the gate delay time, dV /dt, and leakage currents are handled by the QAGC circuit so that the voltage unbalance level is restricted. The following section discusses the operation principles of the circuit.
A. Turn-On Operation
The operation of the circuit during turn-on process can be described by a sketch of simulated waveforms in Fig. 2 and by the circuit voltage relationships in the following equations:
(1)
Initially, V ce1 , V ce2 , and V ge2 stay at their steady-state voltages which are determined by the voltage divider network (R s1 , R s2 ) and balance of device leakage currents. Both devices are assumed to have identical leakage current for simplicity. The voltage V ge2 is considered to stay just below the threshold voltage V th (this will be shown later in the section).
The turn-on switching sequence begins at the moment t 0 when the gate drive signal V gate changes from V E E to V C C shifting up the voltage potential V 1E by nearly the same amount. According to voltage relationships in (1) and (2), voltage balancing mechanism forces V ce1 to increase, which is countered by a drop in V ce2 to maintain the level of dc-bus voltage V dc as suggested in the waveforms during t 0 to t 1 . During this period, V ge1 continues to charge up and yet to reach V th , while V ge2 remains close to the threshold voltage.
When V ge1 reaches V th at t 1 , the impedance of S1 starts to drop, thus allowing V ce1 to fall. This action is again countered by an increase in V 2M ; therefore, V ge2 will also be raised above V th . During t 1 to t 2 , the load current starts to commutate to the devices following the device transfer characteristics. At the time t 2 , when current commutation is completed, both devices are entering the active region; V ge1 and V ge2 reach the plateau voltage which is determined by the device transconductance g m and load current I L . The voltages V ce1 and V ce2 start to fall almost simultaneously so that no voltage overshoot occurs. It is during t 2 to t 3 that the capacitors C s1 and C s2 play an important role. The gate charge required for the upper device is extracted from the discharging currents of C s1 and C s2 . The voltage transition speed dV /dt of the power devices is controlled by these capacitors and the gate resistors as expressed in (3) which is derived from the current flow in Fig. 3 under the assumption that dV ce1 /dt is approximately equal to dV C s1 /dt
The turn-on transient finishes at the end of the active region. After t 3 , V ge1 and V ge2 continue rising further and eventually bring the devices into the saturation region subject to their available gate charge. There is no concern over V ge1 as the gate charge is supplied directly from the power supply. However, the rate of supplying of gate charge for S2 to bring V ge2 out of the Miller plateau is limited, and as a result, the time constant to increase V ge2 to its full gate voltage is too long for a normal pulse width modulation (PWM) operation. Therefore, it is better to provide the required gate charge just after t 3 by other means, which will be discussed further in Section IV. The turn-on process ends when both devices are operated in the saturation region indicated by low device on-state voltages. Note that V ge2 is always less than V ge1 by an amount equal to forward voltage of S1.
B. Turn-Off Operation
The process of turn-off operation can be described with the help of the diagram in Fig. 4 . The relationships in (1) and (2) are still applicable.
Initially, both the devices are in the saturation region. The gate voltage V ge1 is equal to the gate drive power supply V C C , while V ge2 is lower. The turn-off sequence starts at t 0 when V gate changes from V C C to V E E causing a sudden drop in both V 1E and V 2M . The gate capacitances of both IGBTs are discharged simultaneously. At the time t 1 , V ge2 falls to the Miller plateau before V ge1 due to a lower initial gate voltage so that V ce2 starts rising, while V ce1 remains constant. The QAGC circuit takes action by increasing V 2M to balance a rise in V ce2 . Discharging current of the upper device is then restricted causing V ce2 to slow down as can be noticed in the waveforms.
After some delay, the voltage V ge1 reaches the Miller plateau at t 2 and both devices are in the active region. V ce1 and V ce2 start to ramp up together. From t 2 to t 3 , the balancing capacitors C s1 and C s2 take full dynamic control of the series string. The voltage slope dV /dt can be determined from the charging rate of C s1 and C s2 as follows:
At the end of the dV /dt period (t 3 ), the series string takes up the bus voltage V DC with both devices experiencing reasonably equal voltage. The load current can now be transferred from the devices to the free-wheeling diodes. The current falls sharply and reaches zero current at t 4 , while V ge1 and V ge2 drop to the threshold voltages. The load current is completely commutated to the free-wheeling diode and turn-off transient is considered complete.
After t 4 , V ge1 continues to drop further to the gate turn-off voltage V E E , while V ge2 stays nearly constant below its threshold voltage due to slow gate discharging through the high value resistance R s1 . For a normal PWM operation where a switching period is much shorter than discharging time constant, V ge2 could then appear to be just under V th during the turn-off period. Nevertheless, if we allow enough time, the voltage V ge2 will fall to the negative value clamped by Z d2 . The voltages V ce1 and V ce2 also move to their steady-state values. If the device leakage currents are balanced, then V ce1 and V ce2 will be determined from the following relationship which is derived from (1) and (2) 
In many cases, V 2M will stay just below V th after dV /dt and the mismatched voltage can be estimated by (6) given that the typical gate voltage swing is ±15 V
To summarize, it is clear that using the QAGC circuit to drive the series string delivered a controlled voltage sharing between the devices during the whole switching operation. The voltages across the power devices are contained within the envelope defined by the voltage divider.
C. Effect of the Leakage Current on Voltage Sharing
Practically, leakage currents of individual devices differ due to material and manufacturing process variations. This deviation contributes to unbalanced voltage sharing between the devices and the QAGC circuit handles this unbalanced condition in the following ways. Fig. 5 shows a simplified circuit during turn-off steady state. First, consider the case where the upper device has a higher leakage current than the lower one. Excess leakage current cannot flow through S1 so must flow through R s1 , raising V C s1 and lowering V C s2 .V 2M drops to a voltage which is clamped by the zener diode at the same level as V 1E . In this condition, (5) becomes
where ΔI leak is the difference between the S2 leakage current and S1 leakage current. We can see that unmatched leakage currents contribute to a higher degree of unbalanced voltage sharing. However, if the leakage current of S1 is higher, the QAGC circuit would respond differently. It will lower V ce1 which allows V ge2 to increase slightly just to allow more leakage current to flow through S2; hence, balancing the leakage current for both IGBTs. In this circumstance, ΔI leak is zero and it has no effect on the voltage sharing. Therefore, it is preferred to operate the QAGC circuit in this condition to ensure that the voltage balancing mechanism is still effective as intended. This can be easily achieved by adding a resistor in parallel with the lowest device.
III. DESIGN CONSIDERATIONS
A. Circuit Parameter Calculations
First, it is recommended to add a shunt resistor to the lowermost power device to ensure that it has the highest leakage current so that the upper device can react to balance the leakage current as noted in Section II. Its value should be selected such that its current is at least equal to the maximum specified leakage current of the devices.
Then, there are four parameters of the QAGC circuit (R gate , R g , C s , and R s ) whose values must be chosen to ensure that the top device can be turned ON properly and the DC-bus voltage distributes between the coupled devices evenly during turn-off. A good starting point is to establish the steadystate voltage sharing of the power devices. From (6), we obtain the following relationship that yields an equal voltage sharing in steady state
As a result, we can select the values of static balancing resistors R s1 and R s2 to form a voltage divider that satisfies (8) . Current flow in the resistors should not exceed five times the device leakage current to limit resistive loss. Considering the fact that most active control techniques still require a resistor in parallel with the power device for static voltage sharing, the resistive loss associated with the QAGC circuit is comparable to the other methods. It is noted that a voltage difference between the balancing capacitors provides twofold benefits: first, it forces an equal static voltage sharing of the power devices, and second, charge stored in C s1 can be diverted more to the upper gate terminal as explained below.
The capacitor values can be calculated based on the turn-on gate charge criteria. The following equation relates the required gate charge during the active region (Q g,active ) of the upper device to the change in capacitor voltages:
That is more gate charge can be delivered to the upper device if the difference in stored charge of C s1 and C s2 is increased. If we assume that at the end of the active region V C s1 and V C s2 are equal to V ce,sat of the power devices, then it is reasonable to approximate ΔV C s1 and ΔV C s2 from the static voltages as shown in Fig. 6(a) . Given that C s1 and C s2 are equal, then the minimum value for C s 1 and C s2 for a successful turn-on operation can be calculated from the following:
where ΔV C s equals V C s1 − V C s2 . It is important to allow enough ΔV C s at the beginning; otherwise, V C s2 will end up at a voltage level which is much higher than the device saturation voltage [see Fig. 6(b) ].
If the value obtained from (10) is high, the overall energy consumed from the gate driver will be inefficiently utilized as most of the energy is used for charging the balancing capacitors, while only a fraction is used for charging the gate capacitance. For example, if ΔV C s is fixed to 0.1V C s1 , the total charge requirement from the main gate driver (Q GDU,total ) is
When compared with the total gate charge required for two power devices 2Q g , the QAGC gate driver has to supply 5.5 times more charge than the standard circuit. Therefore, we propose another possible scheme to allow a smaller value of C s to be used, hence more efficient charge utilization. From (9) , if ΔV C s1 and ΔV C s2 are matched, the relationship becomes
That is more gate charge can be supplied to the upper device if C s2 is decreased. Then, we can choose any values of C s1 as long as we keep the difference as in (12) . This scheme is suitable for a high-power semiconductor device that requires large amount of gate charge. Once C s1 is established, the values of R gate and R g can be selected according to the switching speed requirement in (3) and (4). The resistors R gate and R g should be small for a fast switching, but R g should be big enough for damping local loop oscillations as will be discussed in Section III-B.
The other design consideration is the current rating of the standard gate driver. It should be sufficient to supply the peak current requirement, which has to take into account the capacitor charging and discharging current C s1 dV C s 1 dt as well as the gate charge requirement of the lower device.
B. Influence of Circuit Parameters on Stability
The capacitances and parasitic inductances present in the circuit, both inside the power devices (see Fig. 7 ) and in the main circuit path, may resonate and cause oscillation during switching transients. The switching waveforms of the QAGC circuit in Fig. 8 show some oscillations in the voltage and current waveforms [16] . Current and voltage oscillations are undesirable as they may cause several issues such as overvoltage transient on the gate, radio frequency noise emission, high switching losses, and could even lead to uncontrolled oscillation and destruction of one or more power devices [17] .
From the analysis presented in [16] , there are three groups of resonant frequencies which can be identified.
1) For the low-frequency mode, the balancing capacitors resonate with the busbar parasitics in the current return path. The oscillation cannot be damped effectively because of a low resistance path. 2) For the medium frequency modes, the oscillation is within the local loop between the power devices and the balancing circuit. The device internal capacitances (C ge , C gc , and C ce ) resonate mainly with the device parasitic and printed circuit board track inductances connecting the devices. The gate resistors in the loop should be able to suppress the oscillations provided their values are big enough. Fig. 9 shows that the unstable eigenvalues of the system occur if R g is smaller than a limiting value, in this case 18 Ω. 3) For the high-frequency mode, the oscillation involves the parasitic elements on the load side (bus bar inductances and load parasitic capacitance). Increasing R gm and R g only gives a slight damping improvement for this mode. The QAGC circuit parameters must be designed to satisfy not only the switching operation but also the stability criteria. Commutation loop inductances should be minimized in order to reduce the oscillation modes that cannot be damped effectively by the gate resistors of the QAGC circuit.
IV. SCALABILITY ISSUES
This section discusses scalability issues of the QAGC circuit. There are two main concerns about the performance of the circuit when extending the number of devices in the series string: how to raise and sustain an appropriate level of the upper gate turn-on voltage and how to minimize the unbalance in dynamic sharing voltage. Modifications to the circuit to address these concerns are described in this section.
A. Gate Voltage Sustainability
One of the main concerns in driving a stack of power devices is how to raise and sustain an appropriate level of the gate turnon voltage for the upper devices. This is essential to achieve a low on-state voltage of the device to reduce the power losses especially for a high-power switch. It has been shown in the previous section that the circuit can provide enough turn-on gate charge up until the end of the active region but after that an additional means is needed to supply the charge required to raise and hold the gate voltage on the upper device in the saturation region. In [13] , a diode is used to supply gate charge to the upper device in the same manner as a bootstrap diode. This method seems efficient enough in case of a two-device series connection. However, the achievable gate voltage is limited due to voltage drop in the lower devices and in the bootstrap diode; therefore, it may not be suitable for a series stack with larger numbers of power devices or a high-voltage device with a high on-state voltage.
An alternative solution is presented in Fig. 10 . The modified QAGC circuit operates in the same manner as the original QAGC except that the boost capacitor C b1 is included to store charge during the turn-off transient and return it back to the gate terminal after the turn-on transient. The capacitor C b1 is charged to V C s2 during the turn-off period and must store enough charge to supply to the gate capacitance throughout the turn-on period. Its value is much smaller than C s ; therefore, this additional capacitor hardly affects the switching speed. The value of C b1 can be calculated from the following:
where Q g,final is the amount of gate charge required to bring the gate voltage to its final value from the active region. The resistor R b1 serves two functions in this circuit; it limits the speed of discharging C b1 (or the speed of charging the gate capacitance) and acts in parallel with R s2 to set the effective resistance value for a voltage divider. Fig. 11 compares the simulated gate turn-on voltages of the upper device driven by the original and the modified QAGC circuit. The gate voltage with the assistance from the modified circuit rises to 15 V and holds its voltage there even for a long period (1 ms), while the gate voltage from the original circuit increases by 0.5 V only. We can see that a higher gate voltage is achieved with the modified circuit. The overall gate energy delivered from the main gate driver of the modified circuit is equivalent to that of original circuit as it uses energy from the load current to charge C b1 .
B. Extension of a Series String
The modified QAGC circuit can be extended for driving a number of series-connected power devices as shown in Fig. 12(a) . The circuit arrangement was simulated using SPICE software to validate its operation. Note that MOSFETs were chosen over IGBTs in this simulation because a MOSFET SPICE model yields faster, more robust, and accurate switching results than the available IGBT model and it has been shown in [13] that MOSFETs and IGBTs under the QAGC control exhibit similar switching behavior. The MOSFET model used in the simulation is IRFP90N20D which requires about 200 nC of gate charge during turn-on. The waveforms in Fig. 12(b) show a successful switching operation with the gate voltages of all devices during turn-on being comparable. The additional circuits are able to increase the upper gate voltages close to 15 V. Dynamic voltage sharing between the bottom and the top MOSFETs is well controlled as the maximum mismatch voltage is less than 50 V. We can also notice that the device voltage transients are well controlled by the capacitors resulting in a controllable voltage sharing performance.
Nonetheless, these waveforms bring out an important aspect when using the QAGC circuit for an extended series string, namely a tendency toward sequential turn-off transients from small delays between adjacent devices. This delay time is a result of different discharging time constant between the upper and lower gate capacitances. As the number of devices is increased, the overall delay time between the first and the last switching transient is clearly longer, resulting in a more unbalanced dynamic voltage distribution among the series stack as indicated by the relationship
where t di+1,i is the delay between two adjacent devices and N is the number of power devices in the series string. Clearly, the delay should be minimized in order to limit the mismatched voltage between the bottom and the top devices. The contours in Fig. 13 show the calculated delay time as a function of R g and C s in the case of a two-series connected device. A smaller value of R gate and R g and a bigger value of C s1 can be used to speed up the discharging rate of V ge2 to achieve a shorter delay time (within a range of a hundred nanosecond). Considering that the delay in a standard series connection could be as high as 480 ns [18] , which would cause voltage unbalance of 80% of nominal voltage without any gate delay adjustment, the delay in QAGC circuit is quite reasonably improved.
V. EXPERIMENTAL RESULTS
An inductively loaded half bridge circuit as shown in Fig. 14 was constructed and tested using the double-pulse approach. The experiment was carried on to validate the switching operation of the IGBTs under the control of the QAGC circuit. The following 
A. Test Setup Description
Fig. 14 shows a schematic of the circuit built for the experiment. Two IGBTs are connected in series to form a single switch in both the low side and high side of the half bridge. The choice of the component values used is given in Table I . The resistors R g 1 -R g 4 are high enough to suppress the oscillation in the gate driver loops. The voltage divider network (R s1 , R s3 ) and (R s2 , R s4 ) was selected to create ΔV C s of 30 V. As the test was conducted at low voltage and the device leakage current is very small (several tens of μA), the effect of leakage current on ΔV C s would be rather insignificant. Therefore, we could use high values of balancing resistors in order to limit the dissipated losses, and a recommended shunt resistor to the bottom IGBT could also be omitted. Then, C s1 -C s4 were calculated from (10) to satisfy the maximum gate charge requirement of the devices (150 nC).
The low-side switch was switched twice using a double pulse test method at the dc-link voltage of 600 V. The first pulse was applied to increase the load current to the desired value. After some delay, the second pulse was applied to capture the current and voltage transient waveforms at turn-on and turn-off. The gate terminal of the high-side switch was connected to the emitter of IGBT3 to turn OFF the switch during the test.
B. Measured Results
The operation of the QAGC circuit was validated from the results of the double-pulse switching test at 600 V as shown in Fig. 15 . It can be seen that the proposed gate driver is able to turn ON and turn OFF the series string of IGBTs successfully. Voltages across the two IGBTs in the lower switch (V ce1 and V ce2 ) are well balanced during both the static and dynamic period such that only a slight voltage difference is presented. This difference at steady state is less than 15 V. It is a result of the difference in steady-state gate voltages between IGBT1 and IGBT2 as stated in (6) .
The closeup views of the waveforms in Fig. 16 show the transient behavior of the switch during turn-off and turn-on. The waveforms agree well with the theoretical operation in Section II. Although a delay of 150 ns is present at the beginning of the voltage transient, the interdependent turn-off mechanism of the QAGC circuit is able to trim the delay down to less than 80 ns. The voltage rise and fall rate are controlled by the capacitors C s1 and C s2 , so that a very good dynamic voltage sharing for both turn-on and turn-off operations can be obtained and no device suffers from a voltage overshoot.
The effect of tail current on voltage unbalance that was demonstrated in [3] , [12] , and [18] is not seen in this experiment even though a tail current is also observed. This is because the variation in the tail current is quite small and this difference can be accommodated by the balancing network in a manner similar to that seen for leakage currents. Fig. 17 compares the voltages across IGBT1 and IGBT2 during turn-off operation at several dc-link voltages. It shows that the maximum voltage difference is less than 40 V regardless of operating voltage and verifies that the circuit is able to provide balanced voltage sharing to the series string. Fig. 18 compares the performance for a range of values of C s . It shows that the gate voltage will stay at just above the gate plateau voltage if C s is made too small as in the case of Fig. 18(a) , where 2.2 nF capacitors were used. The gate voltage V ge2 can rise to nearly 15 V with C s of 5.2 nF which suggests that enough gate charge has been transferred to the upper IGBT and confirms that a proper choice of components has been made.
VI. CONCLUSION
This paper has presented a new active gate drive method for driving a series string of IGBTs using a single standard gate drive and a simple auxiliary network. It is classified as a gateside control. The proposed QAGC circuit provides an effective way to drive the power devices and control static and dynamic voltage sharing to the devices at the same time. Both static and dynamic operation have been analyzed to establish the design criteria in order to improve the performance of the circuit and to avoid the oscillation in the switching waveforms. The proposed circuit has been validated by the experimental results from the IGBT double-pulse test circuit. A matched dynamic voltage behavior is achieved resulting in a well-balanced voltage between the devices. Further improvements have been suggested to allow the circuit to be used with an extended number of power devices in the series string. The modified circuit makes it possible to implement in the high-power semiconductor modules. The QAGC circuit is attractive in terms of simplicity and a low component count which makes it easy to integrate the circuit and the standard gate driver together.
